Abstract. Low Density Parity Check code is more and more taken seriously in high-speed transmission. In this article we represent a LDPC coder and decoder which based on IEEE802.16e and realize the coder and decoder with Virtex-5 FPGA. By using Matlab to make an off-line system simulation, we analyzed and compared the LDPC performance under the different length of code for LDPC coder then analyzed the influence of different iteration to the LDPC BER performance of decoder.
Introduction
LDPC is short for Low Density Parity Check codes which presented by Gallager at 1960s. This code is a kind of liner block code that based on parity check matrix. In the code there are a little nonzero elements and much more zero so is named. But the advantage of LDPC was ignored for a long time, for the reason that there were no effective methods to calculate in 1960s and also the Concatenated code was regarded as a better performance in coder at that time. While in 1996, Mac Kay found that the performance of LDPC has the ability of exceeding the Turbo code, so it became famous again and the researching of LDPC steps into a new period. Reports of the researching about LDPC indicate that performance of LDPC could approach to the Shanno limit in the last few years. In BIAWGN there is only 0.00d5dB difference from Shannon limit by using 1/2 code rate LDPC.
Bipartite graph could be used to indicate the LDPC, which is made up by Variable Nodes, Check Nodes and the Edges that between them. Variable Nodes indicate the information bit, so as to a column of parity check matrix. Check Nodes indicate the check sequence, so as to a row of parity check matrix. Then the Edges connect the Variables and Check Nodes, which indicate the non-zero elements in the parity check matrix. In bipartite graph, if a path from one node could loopback to itself is called ring. It is very harmful appearance when to decode a sequence which has a lot short rings in it. So it is better that avoiding rings when coding the sequence. Tanner Graph.
In this experiment a million gates FPGA of Xilinx Virtex-5 is used to realize the LDPC coder and LDPC decoder , the system block graph shown as below,
System Setup
A. Coder of LDPC module For efficient encoding of LDPC, H are divided into the form Block diagram of LDPC coder algorithm B. Decoder of LDPC module Bit-Flipping, BF algorithm is a kind of hard decision decoding algorithm especially for LDPC which firstly proposed by Gallager. It is very easy to be realized on hardware and it has a very simple structure, because in the process of decoding only to handle the bit 0 and bit 1.
Suppose that there is an information sequence ( , ,..., )
Using hard decision sequence Z and check matrix H to calculate syndrome vector S , shown as bellow, 
and revert the information bit that the biggest elements corresponded then result is a new sequence; (6)Repeat the step 2 to step 5 until the elements in vector S are all satisfied with the check matrix H or the iterations gets the top value that system set.
Result and Analysis
By using Matlab to simulate LDPC of different length of 576, 1152 and 2304 at the condition of same code rate and 15 times of iteration. Then analyzing the influence of different length of LDPC to the BER performance. The result of simulation is shown as below, From the Figure 6 , it shows that the performance of LDPC is continuous improving with increasing of code length under the same SNB. In the low SNB area, it has little improvement to the BER when increase the length of code. But with the increasing of SNB, the BER of LDPC has been obviously reduced. At the BER of , compared the code length of 1152 and 576 LDPC with 2304, the SNB has been decreased about 0.4dB and 0.8 dB. While with increasing of length, the improvement of performance is relative. When the length of code gets a relative value, the improvement of performance no longer increasing. For the reason that with the increasing of code length the complexity of coding and decoding also increased, and the LDPC performance will approach the limitation.
By From the Figure 7 it indicates that under the same SNB the performance of LDPC improved with the increasing of iteration times. At the BER of 4 
10
− , compared the iteration of 15 and 5 times with 30 times, the SNB has been decreased about 0.2dB and 0.5 dB respectively. But the BER of LDPC couldn't keep decreasing unlimitedly with the increasing of iteration times. No matter how to increase the iteration the performance of LDPC wouldn't improve, when the BER has decreased to a limited level. At this time the increasing of iteration only make the coding or decoding much more complicated.
